
IDT5V49EE902
EEPROM PROGRAMMABLE CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE CLOCK GENERATOR
22
IDT5V49EE902
REV P 092412
Spread Spectrum Generation Specifications
Test Circuits and Conditions
Test Circuits for DC Outputs
t8
Output Skew
Skew between output to output on the same
bank
75
ps
t9 4
Lock Time
PLL lock time from power-up
10
20
ms
t10 5
Lock Time
PLL lock time from shutdown mode
2
ms
1.Practical lower frequency is determined by loop filter settings.
2.A slew rate of 2.75V/ns or greater should be selected for output frequencies of 100MHz or higher.
3.Jitter measured with clock outputs of 27 MHz, 48 MHz, 24.576 MHz, 74.25 MHz and 25 MHz.
4.Includes loading the configuration bits from EEPROM to PLL registers. It does not include EEPROM programming/write time.
5.Actual PLL lock time depends on the loop configuration.
Symbol
Parameter
Description
Min
Typ
Max
Unit
fIN
1
1.Practical lower frequency is determined by loop filter settings.
Input Frequency Input Frequency Limit
1
400
MHz
fMOD
Mod Frequency
Modulation Frequency
33
120
kHz
fSPREAD Spread Value
Amount of Spread Value (programmable) - Down Spread
-0.5
-4.0
%fOUT
Amount of Spread Value (programmable) - Center Spread
±0.25
±2.0
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Units
OUTx
VDD
CLKOUT
GND
CL
0.1F
VDDOx
0.1F